summaryrefslogtreecommitdiff
path: root/sux.c
blob: c4c83eea396876c17bebc32dff6e6c8b184516f6 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
#include "opcode.h"
#include <assert.h>
#include <ctype.h>
#include <string.h>
#include <pthread.h>
#define bench 0
#define debug 0
#define IO 1
#define keypoll 0
#if bench
#include <sys/time.h>
#else
#include <curses.h>
#endif

#define THREADS	1
#define BENCH_INST 100000000 << THREADS-1
#define CTRL_ADDR 0xC000
#define TX_ADDR 0xC001
#define RX_ADDR 0xC002
#define STEP_ADDR 0xC010
#define CURSES_BACKSPACE 0x7F

#define setflag(flag, bit) (flag) ? (cpu->ps |= (bit << (thread << 3))) : (cpu->ps &= ~(bit << (thread << 3)))

uint64_t clk[THREADS];	/* Per Thread Clock cycles. */
uint64_t tclk;		/* Total Clock cycles. */
uint64_t inst[THREADS];
uint64_t inss;
uint8_t threads_done = 0;
uint8_t kbd_rdy = 0;
uint8_t kbd_ln = 0;
uint8_t wai = 0;
uint8_t step = 0;
uint8_t irq = 0;
#if !bench
WINDOW *scr;
#endif
pthread_mutex_t mutex = PTHREAD_MUTEX_INITIALIZER;
pthread_mutex_t main_mutex = PTHREAD_MUTEX_INITIALIZER;
pthread_cond_t cond = PTHREAD_COND_INITIALIZER;
pthread_cond_t main_cond = PTHREAD_COND_INITIALIZER;
struct suxthr {
	struct sux sx;
	uint8_t th;
};
#if bench
double ipc;
struct timeval str[THREADS], en[THREADS];
#endif

void *run(void *args) {
	struct suxthr *thr = (void *)args;
	struct sux *cpu = &thr->sx;
	uint8_t thread = thr->th;
	uint64_t address = 0;
	uint64_t tmpaddr = 0;
	uint8_t prefix = 0;
	uint8_t opcode = 0;
	uint8_t end = 0;
	uint8_t stksize;
	uint64_t sum = 0;
	uint64_t value = 0;
	uint64_t reg = 0;
	uint64_t iclk = 0;
	uint64_t ins = 0;
	uint64_t sign = 0;
	char *s = malloc(2048);
#if !bench
	uint8_t lines = (6*thread)+2;
	uint8_t bcd[4];
	uint8_t idx = 3, iscol = 0;
	int x = 0, y = 0;
	uint8_t esc = 0;
#endif
	uint16_t tv = 0xFF50; /* Starting address of the Thread Vectors. */
#if bench
	gettimeofday(&str[thread], 0);
#endif
	while (!end) {
		address = 0;
		if (wai) {
			for (int8_t i = 56; i >= 0; i-=8) {
				if (i)
					addr[(cpu->stk_st[thread] << 16)+cpu->sp[thread]] = (uint64_t)cpu->pc[thread]-1 >> i;
				else
					addr[(cpu->stk_st[thread] << 16)+cpu->sp[thread]] = (uint64_t)cpu->pc[thread]-1 & 0xFF;
				cpu->sp[thread]--;
			}
			addr[(cpu->stk_st[thread] << 16)+cpu->sp[thread]] = (uint64_t)cpu->ps >> 8*thread;
			cpu->sp[thread]--;
			cpu->i[thread] = 1;
			setflag(cpu->i[thread], I);
			cpu->pc[thread] = (uint64_t)addr[0xFFA0]
					| (uint64_t)addr[0xFFA1] << 8
					| (uint64_t)addr[0xFFA2] << 16
					| (uint64_t)addr[0xFFA3] << 24
					| (uint64_t)addr[0xFFA4] << 32
					| (uint64_t)addr[0xFFA5] << 40
					| (uint64_t)addr[0xFFA6] << 48
					| (uint64_t)addr[0xFFA7] << 56;
			wai = 0;
			kbd_rdy &= (uint8_t)~(1 << thread);
		}
		prefix = addr[cpu->pc[thread]];
		if ((prefix & 0x07) == 0x07)
			cpu->pc[thread]++;
		else
			prefix = 0;
		opcode = addr[cpu->pc[thread]];


	#if debug && !bench
		if (lines > 24*(thread+1)) {
			lines = (24*thread)+2;
		}
		#if keypoll
		pthread_mutex_lock(&mutex);
		#endif
		/*mvwprintw(scr, lines, 0, "pc: $%08llx, a: $%016llx, b: $%016llx, x: $%016llx, y: $%016llx"
			", sp: $%04lx, ps: $%016llx, prefix: $%02x, opcode: $%02x, thread: %u, inst: "
			, cpu->pc[thread], cpu->a[thread], cpu->b[thread], cpu->x[thread], cpu->y[thread]
			, cpu->sp[thread], cpu->ps, prefix, opcode, thread);*/
		mvwprintw(scr, lines, 0, "pc: $%08llx, a: $%016llx, b: $%016llx, x: $%016llx, y: $%016llx"
			", sp: $%04lx, ps: $%016llx, prefix: $%02x, opcode: $%02x, inst: "
			, cpu->pc[thread], cpu->a[thread], cpu->b[thread], cpu->x[thread], cpu->y[thread]
			, cpu->sp[thread], cpu->ps, prefix, opcode);
		#if keypoll
		pthread_mutex_unlock(&mutex);
		#endif
	#endif

		uint8_t addrsize = (prefix & 8) == 8;
		uint8_t rs = (prefix & 0x30) >> 4;
		uint8_t regsize = (1 << rs);
		uint8_t tmp;
		address = cpu->pc[thread];
		cpu->pc[thread]++;
		iclk++;
		switch (optype[opcode]) {
			case IMPL:
				break;
			case IMM:
				switch (opcode) {
					case TXS:
						break;

					case PHB:
					case PHP:
					case PHA:
					case PHY:
					case PHX:
					case PLB:
					case PLP:
					case PLA:
					case PLY:
					case PLX:
					case STT:
					case LSL:
					case LSR:
					case ROL:
					case ROR:
					case ASR:
					case ENT:
						address = cpu->pc[thread];
						cpu->pc[thread]+=1;
						break;
					default:
						address = cpu->pc[thread];
						cpu->pc[thread]+=regsize;
						break;
				}
				break;
			case ZM:
			case ZMX:
			case ZMY:
				address = addr[cpu->pc[thread]];
				if (addrsize) {
					address |= addr[cpu->pc[thread]+1] << 8;
					address |= addr[cpu->pc[thread]+2] << 16;
					address |= addr[cpu->pc[thread]+3] << 24;
					cpu->pc[thread]+=4;
				} else {
					cpu->pc[thread]+=1;
				}
				tmpaddr = address;
				if (optype[opcode] == ZMX)
					address += cpu->x[thread];
				if (optype[opcode] == ZMY)
					address += cpu->y[thread];
				break;
			case IND:
			case INDX:
			case INDY:
				address = addr[cpu->pc[thread]];
				if (addrsize) {
					address |= addr[cpu->pc[thread]+1] << 8;
					address |= addr[cpu->pc[thread]+2] << 16;
					address |= addr[cpu->pc[thread]+3] << 24;
					cpu->pc[thread]+=4;
				} else {
					cpu->pc[thread]+=1;
				}
				tmpaddr = address;
				if (optype[opcode] == INDX)
					address += cpu->x[thread];
				value =		(uint64_t)addr[address]
						| (uint64_t)addr[address+1] << 8
						| (uint64_t)addr[address+2] << 16
						| (uint64_t)addr[address+3] << 24
						| (uint64_t)addr[address+4] << 32
						| (uint64_t)addr[address+5] << 40
						| (uint64_t)addr[address+6] << 48
						| (uint64_t)addr[address+7] << 56;
				if (optype[opcode] == INDY)
					value += cpu->y[thread];
				address = value;
				value = 0;
				iclk++;
				break;
			case ABS:
				address = addr[cpu->pc[thread]];
				address |= addr[cpu->pc[thread]+1] << 8;
				if (addrsize) {
					address |= (uint64_t)addr[cpu->pc[thread]+2] << 16;
					address |= (uint64_t)addr[cpu->pc[thread]+3] << 24;
					address |= (uint64_t)addr[cpu->pc[thread]+4] << 32;
					address |= (uint64_t)addr[cpu->pc[thread]+5] << 40;
					address |= (uint64_t)addr[cpu->pc[thread]+6] << 48;
					address |= (uint64_t)addr[cpu->pc[thread]+7] << 56;
					cpu->pc[thread]+=8;
					iclk++;
				} else {
					cpu->pc[thread]+=2;
				}

				break;

		}
		value = addr[address];
		if (regsize >= 2) {
			value |= addr[address+1] << 8;
			if (regsize >= 4) {
				value |= addr[address+2] << 16;
				value |= addr[address+3] << 24;
			}
			if (regsize >= 8) {
				value |= (uint64_t)addr[address+4] << 32;
				value |= (uint64_t)addr[address+5] << 40;
				value |= (uint64_t)addr[address+6] << 48;
				value |= (uint64_t)addr[address+7] << 56;
			}
		}
	#if debug && !bench
		int row, col;
		#if keypoll
		pthread_mutex_lock(&mutex);
		#endif
		getyx(scr,row, col);
		char postfix[3];
		char op[4];
		op[0] = opname[opcode][0];
		op[1] = opname[opcode][1];
		op[2] = opname[opcode][2];
		op[3] = '\0';
		if (regsize == 1) {
			postfix[0] = '\0';
			postfix[1] = '\0';
			postfix[2] = '\0';
		} else {
			postfix[0] = '.';
			if (regsize == 2)
				postfix[1] = 'W';
			if (regsize == 4)
				postfix[1] = 'D';
			if (regsize == 8)
				postfix[1] = 'Q';
			postfix[2] = '\0';
		}
		switch (optype[opcode]) {
			case IMPL:
				mvwprintw(scr, lines, col, "%s                      \r" , opname[opcode]);
				break;
			case IMM:
				if (regsize == 1) {
					mvwprintw(scr, lines, col, "%s #$%02x                \r" , op, value);
				}
				if (regsize == 2) {
					mvwprintw(scr, lines, col, "%s%s #$%04x            \r" , op, postfix, value);
				}
				if (regsize == 4) {
					mvwprintw(scr, lines, col, "%s%s #$%08x        \r" , op, postfix, value);
				}
				if (regsize == 8) {
					mvwprintw(scr, lines, col, "%s%s #$%016llx\r" , op, postfix, value);
				}
				break;
			case ZM:
			case ZMX:
			case ZMY:
				if (optype[opcode] == ZMX)
					tmpaddr = address - cpu->x[thread];
				if (optype[opcode] == ZMY)
					tmpaddr = address - cpu->y[thread];
				if (addrsize)
					mvwprintw(scr, lines, col, "%s%s $%08x%s        \r" , op, postfix, tmpaddr, (optype[opcode] == ZM) ? "" : ((optype[opcode] == ZMX) ? ", x" : ", y"));
				else
					mvwprintw(scr, lines, col, "%s%s $%02x%s        \r" , op, postfix, tmpaddr, (optype[opcode] == ZM) ? "" : ((optype[opcode] == ZMX) ? ", x" : ", y"));
				break;
			case IND:
			case INDX:
			case INDY:
				if (addrsize)
					mvwprintw(scr, lines, col, "%s%s ($%08x%s        \r" , op, postfix, tmpaddr, (optype[opcode] == IND) ? ")" : ((optype[opcode] == INDX) ? ", x)" : "), y"));
				else
					mvwprintw(scr, lines, col, "%s%s ($%02x%s        \r" , op, postfix, tmpaddr, (optype[opcode] == IND) ? ")" : ((optype[opcode] == INDX) ? ", x)" : "), y"));
				break;
			case ABS:
				tmpaddr = address;
				if (addrsize)
					mvwprintw(scr, lines, col, "%s%s $%016llx\r" , op, postfix, value);
				else
					mvwprintw(scr, lines, col, "%s%s $%04x       \r" , op, postfix, tmpaddr);
				break;

		}
		mvwprintw(scr, 29, 0, "address: $%016llx, scr_row: %02u, scr_col: %02u, scr_str: %02u, scr_end: %02u\r", address, addr[0], addr[1], addr[0x4B], addr[0x4C]);
		mvwprintw(scr, 32, 0, "bitabl: %02x %02x %02x %02x %02x %02x %02x %02x "
				      "%02x %02x %02x %02x %02x %02x %02x %02x\r"
				       , addr[0x3B], addr[0x3C], addr[0x3D], addr[0x3E], addr[0x3F], addr[0x40], addr[0x41], addr[0x42]
				       , addr[0x43], addr[0x44], addr[0x45], addr[0x46], addr[0x47], addr[0x48], addr[0x49], addr[0x4A]);
		mvwprintw(scr, 33, 0, "buffer:\r");
		uint8_t ln = 34;
		uint16_t tmpad = 0x2000;
		for (uint16_t i = 0; i < 20; i+=2) {
			mvwprintw(scr, ln++, 0, "%02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x "
						"%02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x, i: %02x\r"
						, addr[tmpad+(0x00)+(i*0x10)], addr[tmpad+(0x01)+(i*0x10)], addr[tmpad+(0x02)+(i*0x10)], addr[tmpad+(0x03)+(i*0x10)]
						, addr[tmpad+(0x04)+(i*0x10)], addr[tmpad+(0x05)+(i*0x10)], addr[tmpad+(0x06)+(i*0x10)], addr[tmpad+(0x07)+(i*0x10)]
						, addr[tmpad+(0x08)+(i*0x10)], addr[tmpad+(0x09)+(i*0x10)], addr[tmpad+(0x0A)+(i*0x10)], addr[tmpad+(0x0B)+(i*0x10)]
						, addr[tmpad+(0x0C)+(i*0x10)], addr[tmpad+(0x0D)+(i*0x10)], addr[tmpad+(0x0E)+(i*0x10)], addr[tmpad+(0x0F)+(i*0x10)]
						, addr[tmpad+(0x10)+(i*0x10)], addr[tmpad+(0x11)+(i*0x10)], addr[tmpad+(0x12)+(i*0x10)], addr[tmpad+(0x13)+(i*0x10)]
						, addr[tmpad+(0x14)+(i*0x10)], addr[tmpad+(0x15)+(i*0x10)], addr[tmpad+(0x16)+(i*0x10)], addr[tmpad+(0x17)+(i*0x10)]
						, addr[tmpad+(0x18)+(i*0x10)], addr[tmpad+(0x19)+(i*0x10)], addr[tmpad+(0x1A)+(i*0x10)], addr[tmpad+(0x1B)+(i*0x10)]
						, addr[tmpad+(0x1C)+(i*0x10)], addr[tmpad+(0x1D)+(i*0x10)], addr[tmpad+(0x1E)+(i*0x10)], addr[tmpad+(0x1F)+(i*0x10)]
						, i);

		}
		/*tmpad = 0x4000;
		mvwprintw(scr, ln++, 0, "cmd_buf:\r");
		for (uint16_t i = 0; i < 20; i+=2) {
			mvwprintw(scr, ln++, 0, "%02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x "
						"%02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x, i: %02x\r"
						, addr[tmpad+(0x00)+(i*0x10)], addr[tmpad+(0x01)+(i*0x10)], addr[tmpad+(0x02)+(i*0x10)], addr[tmpad+(0x03)+(i*0x10)]
						, addr[tmpad+(0x04)+(i*0x10)], addr[tmpad+(0x05)+(i*0x10)], addr[tmpad+(0x06)+(i*0x10)], addr[tmpad+(0x07)+(i*0x10)]
						, addr[tmpad+(0x08)+(i*0x10)], addr[tmpad+(0x09)+(i*0x10)], addr[tmpad+(0x0A)+(i*0x10)], addr[tmpad+(0x0B)+(i*0x10)]
						, addr[tmpad+(0x0C)+(i*0x10)], addr[tmpad+(0x0D)+(i*0x10)], addr[tmpad+(0x0E)+(i*0x10)], addr[tmpad+(0x0F)+(i*0x10)]
						, addr[tmpad+(0x10)+(i*0x10)], addr[tmpad+(0x11)+(i*0x10)], addr[tmpad+(0x12)+(i*0x10)], addr[tmpad+(0x13)+(i*0x10)]
						, addr[tmpad+(0x14)+(i*0x10)], addr[tmpad+(0x15)+(i*0x10)], addr[tmpad+(0x16)+(i*0x10)], addr[tmpad+(0x17)+(i*0x10)]
						, addr[tmpad+(0x18)+(i*0x10)], addr[tmpad+(0x19)+(i*0x10)], addr[tmpad+(0x1A)+(i*0x10)], addr[tmpad+(0x1B)+(i*0x10)]
						, addr[tmpad+(0x1C)+(i*0x10)], addr[tmpad+(0x1D)+(i*0x10)], addr[tmpad+(0x1E)+(i*0x10)], addr[tmpad+(0x1F)+(i*0x10)]
						, i);

		}*/
		wrefresh(scr);
		#if keypoll
		pthread_mutex_unlock(&mutex);
		#endif
		lines+=1;
	#endif
		switch(opcode) {
			case CPS: /* Clear Processor Status. */
				for (uint8_t i = 0; i < 8; i++) {
					cpu->c[i] = 0;
					cpu->z[i] = 0;
					cpu->i[i] = 0;
					cpu->s[i] = 0;
					cpu->v[i] = 0;
					cpu->n[i] = 0;
				}
				cpu->ps &= 0;
				break;
			case ADC:  /* ADC Immediate. */
			case AAB: /* Add Accumulator with carry by B register. */
			case 0x03: /* ADC Absolute. */
			case 0x05: /* ADC Zero Matrix. */
				if (opcode == AAB)
					value = cpu->b[thread];
				sum = cpu->a[thread]+value+cpu->c[thread];
				cpu->a[thread] = sum;
				cpu->z[thread] = (sum == 0);
				cpu->n[thread] = (sum >> 63);
				cpu->v[thread] = !((cpu->a[thread]^value) & 0x8000000000000000) && ((cpu->a[thread]^sum) & 0x8000000000000000);
				cpu->c[thread] = (sum < value);
				setflag(cpu->z[thread], Z);
				setflag(cpu->n[thread], N);
				setflag(cpu->v[thread], V);
				setflag(cpu->c[thread], C);
			setflag(cpu->i[thread], I);
				break;
			case PHB: /* PusH B register to stack. */
			case PHP: /* PusH Processor status to stack. */
			case PHA: /* PusH Accumulator to stack. */
			case PHY: /* PusH Y register to stack. */
			case PHX: /* PusH X register to stack. */
				tmp = value;
				if (opcode == PHB) {
					reg = cpu->b[thread];
				} else if (opcode == PHP) {
					reg = cpu->ps;
				} else if (opcode == PHA) {
					reg = cpu->a[thread];
				} else if (opcode == PHY) {
					reg = cpu->y[thread];
				} else if (opcode == PHX) {
					reg = cpu->x[thread];
				}

				if (tmp > 7)
					tmp = 7;
				for (int8_t i = tmp<<3; i >= 0; i-=8) {
					if (i)
						addr[(cpu->stk_st[thread] << 16)+cpu->sp[thread]] = reg >> i;
					else
						addr[(cpu->stk_st[thread] << 16)+cpu->sp[thread]] = reg & 0xFF;
					cpu->sp[thread]--;
				}
				break;
			case TAY: /* Transfer Accumulator to Y. */
			case TAX: /* Transfer Accumulator to Y. */
			case TYX: /* Transfer Y to X. */
			case TYA: /* Transfer Y to Accumulator. */
			case TXA: /* Transfer X to Accumulator. */
			case TXY: /* Transfer X to Y. */
			case TAB: /* Transfer Accumulator to B. */
			case TSX: /* Transfer Stack pointer to X. */
			case TBA: /* Transfer B to Accumulator. */
			case TXS: /* Transfer X to Stack pointer. */
				if (opcode == TAY)
					cpu->y[thread] = cpu->a[thread];
				else if (opcode == TAX)
					cpu->x[thread] = cpu->a[thread];
				else if (opcode == TYX)
					cpu->x[thread] = cpu->y[thread];
				else if (opcode == TYA)
					cpu->a[thread] = cpu->y[thread];
				else if (opcode == TXA)
					cpu->a[thread] = cpu->x[thread];
				else if (opcode == TXY)
					cpu->y[thread] = cpu->x[thread];
				else if (opcode == TAB) {
					cpu->b[thread] = cpu->a[thread];
					cpu->z[thread] = (cpu->b[thread] == 0);
					cpu->n[thread] = (cpu->b[thread] >> 63);
				}
				else if (opcode == TSX) {
					cpu->x[thread] = cpu->sp[thread] & 0xFFFF;
					cpu->x[thread] = cpu->stk_st[thread] << 16;
				}
				else if (opcode == TBA)
					cpu->a[thread] = cpu->b[thread];
				else if (opcode == TXS) {
					cpu->sp[thread] = cpu->x[thread];
					if (prefix == 0x17 && (value == thread+1 || value > 8)) {
						cpu->stk_st[thread] = value & 0xFF;
						cpu->stk_st[thread] += value << 16;
						cpu->pc[thread]+=2;
					}
				}
				if (opcode == TYA || opcode == TXA || opcode == TBA) {
					cpu->z[thread] = (cpu->a[thread] == 0);
					cpu->n[thread] = (cpu->a[thread] >> 63);
				}
				else if (opcode == TAY || opcode == TXY) {
					cpu->z[thread] = (cpu->y[thread] == 0);
					cpu->n[thread] = (cpu->y[thread] >> 63);
				}
				else if (opcode == TAX || opcode == TYX) {
					cpu->z[thread] = (cpu->x[thread] == 0);
					cpu->n[thread] = (cpu->x[thread] >> 63);
				}
				setflag(cpu->z[thread], Z);
				setflag(cpu->n[thread], N);
				break;
			case JMP: /* JMP Absolute. */
				cpu->pc[thread] = address;
				break;
			case SBC: /* SBC Immediate. */
			case SAB: /* Subtract Accumulator with carry by B register. */
			case 0x13: /* SBC Absolute. */
			case 0x15: /* SBC Zero Matrix. */
				if (opcode == SAB) {
					value = cpu->b[thread];
				}
				sum = cpu->a[thread]-value-!cpu->c[thread];
				cpu->z[thread] = (sum == 0);
				cpu->n[thread] = (sum >> 63);
				cpu->v[thread] = ((cpu->a[thread]^value) & 0x8000000000000000) && ((cpu->a[thread]^sum) & 0x8000000000000000);
				cpu->c[thread] = (sum > value);
				setflag(cpu->z[thread], Z);
				setflag(cpu->n[thread], N);
				setflag(cpu->v[thread], V);
				setflag(cpu->c[thread], C);
				cpu->a[thread] = sum;
				break;
			case PLB: /* PuLl B register from stack. */
			case PLP: /* PuLl Processor status from stack. */
			case PLA: /* PuLl Accumulator from stack. */
			case PLY: /* PuLl Y register from stack. */
			case PLX: /* PuLl X register from stack. */
				tmp = value;
				if (opcode == PLB)
					reg = cpu->b[thread];
				else if (opcode == PLP)
					reg = cpu->ps;
				else if (opcode == PLA)
					reg = cpu->a[thread];
				else if (opcode == PLY)
					reg = cpu->y[thread];
				else if (opcode == PLX)
					reg = cpu->x[thread];

				if (tmp > 7)
					tmp = 7;
				for (uint8_t i = 0; i < (tmp+1)<<3; i+=8) {
					cpu->sp[thread]++;
					if (i)
						reg += addr[(cpu->stk_st[thread] << 16)+cpu->sp[thread]] << i;
					else
						reg = addr[(cpu->stk_st[thread] << 16)+cpu->sp[thread]] & 0xFF;
				}
				if (opcode == PLB) {
					cpu->b[thread] = reg;
				} else if (opcode == PLP) {
					cpu->ps = reg;
				} else if (opcode == PLA) {
					cpu->a[thread] = reg;
				} else if (opcode == PLY) {
					cpu->y[thread] = reg;
				} else if (opcode == PLX) {
					cpu->x[thread] = reg;
				}
				break;
			case 0x34: /* JSR Indirect. */
			case 0x44: /* JSR Indexed Indirect. */
			case 0x54: /* JSR Indirect Indexed. */
			case JSR: /* Jump to SubRoutine. */
				if (addrsize)
					stksize = 24;
				else
					stksize = 0;
				for (int8_t i = stksize; i >= 0; i-=8) {
					if (i)
						addr[(cpu->stk_st[thread] << 16)+cpu->sp[thread]] = (uint64_t)cpu->pc[thread] >> i;
					else
						addr[(cpu->stk_st[thread] << 16)+cpu->sp[thread]] = (uint64_t)cpu->pc[thread] & 0xFF;
					cpu->sp[thread]--;
				}
				cpu->pc[thread] = address;
				break;
			case AND: /* AND Immediate. */
			case ABA: /* bitwise And with Accumulator, and B register. */
			case 0x23: /* AND Absolute. */
			case 0x25: /* AND Zero Matrix. */
				if (opcode == ABA) {
					value = cpu->b[thread];
				}
				cpu->a[thread] &= value;
				cpu->z[thread] = (value == 0);
				cpu->n[thread] = (value >> 63);
				setflag(cpu->z[thread], Z);
				setflag(cpu->n[thread], N);
				break;
			case STT: /* STart Thread. */
				cpu->crt |= value;
				for (uint8_t i = 0; i < 7; i++) {
					if ((value >> i) & 1) {
						address = (uint64_t)addr[tv+(i<<3)]
								| (uint64_t)addr[tv+1+(i<<3)] << 8
								| (uint64_t)addr[tv+2+(i<<3)] << 16
								| (uint64_t)addr[tv+3+(i<<3)] << 24
								| (uint64_t)addr[tv+4+(i<<3)] << 32
								| (uint64_t)addr[tv+5+(i<<3)] << 40
								| (uint64_t)addr[tv+6+(i<<3)] << 48
								| (uint64_t)addr[tv+7+(i<<3)] << 56;
						cpu->pc[i+1] = address;
					}
				}
				break;
			case BPO: /* BPO Absolute. */
			case 0x64: /* BPO Zero Matrix. */
				if (!cpu->n[thread])
					cpu->pc[thread] = address;
				break;
			case ORA: /* ORA Immediate. */
			case OAB: /* bitwise Or with Accumulator, and B register. */
			case 0x33: /* ORA Absolute. */
			case 0x35: /* ORA Zero Matrix. */
				if (opcode == OAB) {
					value = cpu->b[thread];
				}
				cpu->a[thread] |= value;
				cpu->z[thread] = (value == 0);
				cpu->n[thread] = (value >> 63);
				setflag(cpu->z[thread], Z);
				setflag(cpu->n[thread], N);
				break;
			case SEI: /* SEt Interrupt. */
				cpu->i[thread] = 1;
				setflag(cpu->i[thread], I);
				break;
			case BNG: /* BNG Absolute. */
			case 0x74: /* BNG Zero Matrix. */
				if (cpu->n[thread])
					cpu->pc[thread] = address;
				break;
			case XOR: /* XOR Immediate. */
			case XAB: /* bitwise Xor with Accumulator, and B register. */
			case 0x43: /* XOR Absolute. */
			case 0x45: /* XOR Zero Matrix. */
				if (opcode == XAB) {
					value = cpu->b[thread];
				}
				cpu->a[thread] ^= value;
				cpu->z[thread] = (value == 0);
				cpu->n[thread] = (value >> 63);
				setflag(cpu->z[thread], Z);
				setflag(cpu->n[thread], N);
				break;
			case CLI: /* CLear Interrupt. */
				cpu->i[thread] = 0;
				setflag(cpu->i[thread], I);
				break;
			case BCS: /* BCS Absolute. */
			case 0x84: /* BCS Zero Matrix. */
				if (cpu->c[thread])
					cpu->pc[thread] = address;
				break;
			case LSL: /* LSL Immediate. */
			case LLB: /* Logical shift Left accumulator by B. */
			case 0x53: /* LSL Absolute. */
			case 0x55: /* LSL Zero Matrix. */
				if (opcode == LLB) {
					value = cpu->b[thread];
				}
				sum = (value < 64) ? cpu->a[thread] << value : 0;
				cpu->z[thread] = (sum == 0);
				cpu->n[thread] = (sum >> 63);
				cpu->c[thread] = cpu->a[thread] >> 64-value;
				cpu->a[thread] = sum;
				setflag(cpu->z[thread], Z);
				setflag(cpu->n[thread], N);
				setflag(cpu->c[thread], C);
				break;
			case SEC: /* SEt Carry flag.*/
				cpu->c[thread] = 1;
				setflag(cpu->c[thread], C);
				break;
			case STA: /* STA Absolute. */
			case STY: /* STY Absolute. */
			case STX: /* STX Absolute. */
			case STB: /* STB Absolute. */
			case 0x49: /* STA Zero Matrix. */
			case 0x4A: /* STY Zero Matrix. */
			case 0x4B: /* STX Zero Matrix. */
			case 0x4E: /* STB Zero Matrix. */
			case 0x69: /* STA Zero Matrix, Indexed with X. */
			case 0x6A: /* STY Zero Matrix, Indexed with X. */
			case 0x6B: /* STX Zero Matrix, Indexed with Y. */
			case 0x6E: /* STB Zero Matrix, Indexed with X. */
			case 0x89: /* STA Zero Matrix, Indexed with Y. */
			case 0x8A: /* STY Indirect. */
			case 0x8B: /* STX Indirect. */
			case 0x8E: /* STB Zero Matrix, Indexed with Y. */
			case 0xA9: /* STA Indirect. */
			case 0xAA: /* STY Indexed Indirect. */
			case 0xAB: /* STX Indirect Indexed. */
			case 0xAE: /* STB Indirect. */
			case 0xC9: /* STA Indexed Indirect. */
			case 0xCE: /* STB Indexed Indirect. */
			case 0xE9: /* STA Indirect Indexed. */
			case 0xEE: /* STB Indirect Indexed. */
				if (opcode == STA || opcode == 0x49 || opcode == 0x69 || opcode == 0x89 || opcode == 0xA9 || opcode == 0xC9 || opcode == 0xE9)
					value = cpu->a[thread];
				if (opcode == STY || opcode == 0x4A || opcode == 0x6A || opcode == 0x8A || opcode == 0xAA)
					value = cpu->y[thread];
				if (opcode == STY || opcode == 0x4B || opcode == 0x6B || opcode == 0x8B || opcode == 0xAB)
					value = cpu->x[thread];
				if (opcode == STB || opcode == 0x4E || opcode == 0x6E || opcode == 0x8E || opcode == 0xAE || opcode == 0xCE || opcode == 0xEE)
					value = cpu->b[thread];
				addr[address] = value & 0xFF;
				if (address == STEP_ADDR) {
					step = addr[address];
				}
				#if IO
				if (address == TX_ADDR) {
					#if keypoll
					pthread_mutex_lock(&mutex);
					#endif
					if (esc) {
						switch(addr[address]) {
							case 'A':
								if (y > 0)
									y--;
								wmove(scr, y, x);
								esc = 0;
								break;
							case 'B':
								if (y < getmaxy(scr))
									y++;
								wmove(scr, y, x);
								esc = 0;
								break;
							case 'C':
								if (x < getmaxx(scr))
									x++;
								wmove(scr, y, x);
								esc = 0;
								break;
							case 'D':
								if (x > 0)
									x--;
								wmove(scr, y, x);
								esc = 0;
								break;
							case 'H':
								if (!bcd[2] && !bcd[3])
									y = 0;
								else
									y = ((bcd[3]*10) + bcd[2]);
								if (!bcd[0] && !bcd[1])
									x = 0;
								else
									x = ((bcd[1]*10) + bcd[0]);
								idx = 3;
								wmove(scr, y, x);
								bcd[0] = 0;
								bcd[1] = 0;
								bcd[2] = 0;
								bcd[3] = 0;
								esc = 0;
								break;
							case 'S':
								wscrl(scr, -1);
								esc = 0;
								break;
							case 'T':
								wscrl(scr, 1);
								esc = 0;
								break;
							case '0':
							case '1':
							case '2':
							case '3':
							case '4':
							case '5':
							case '6':
							case '7':
							case '8':
							case '9':
								bcd[idx--] = (addr[address] - '0');
								break;
							default:
								iscol = (addr[address] == ';');
								break;
						}
					} else {
						if (addr[address] == 0xC) {
							x=0,y=0;
							wclear(scr);
							wmove(scr, y, x);
						} else if (addr[address] == CURSES_BACKSPACE || addr[address] == '\b') {
							if (x > 0) {
								x--;
								wmove(scr, y, x);
							}
							wdelch(scr);
							wrefresh(scr);
						} else if (addr[address] == '\033') {
							esc = 1;
						} else {
							wmove(scr, y, x);
							waddch(scr, addr[address]);
							wrefresh(scr);
							if (addr[address] == '\n') {
								x = 0;
								y+=1;
							} else {
								x+=1;
							}
						}
					}
					#if keypoll
					pthread_mutex_unlock(&mutex);
					#endif
				}
				#else
				#if !bench
				if (address == TX_ADDR) {
					if (esc) {
						switch(addr[address]) {
							case 'A':
								if (y > 0)
									y--;
								esc = 0;
								break;
							case 'B':
								if (y < getmaxy(scr))
									y++;
								esc = 0;
								break;
							case 'C':
								if (x < getmaxx(scr))
									x++;
								esc = 0;
								break;
							case 'D':
								if (x > 0)
									x--;
								esc = 0;
								break;
							case 'H':
								if (!bcd[2] && !bcd[3])
									y = 0;
								else
									y = ((bcd[3]*10) + bcd[2]);
								if (!bcd[0] && !bcd[1])
									x = 0;
								else
									x = ((bcd[1]*10) + bcd[0]);
								mvwprintw(scr, 30, 0, "x: %i, y: %i  ", x, y);
								mvwprintw(scr, 31, 0, "bcd[3-2]: {%u, %u}, bcd[1-0]: {%u, %u}", bcd[3], bcd[2], bcd[1], bcd[0]);
								wrefresh(scr);
								idx = 3;
								bcd[0] = 0;
								bcd[1] = 0;
								bcd[2] = 0;
								bcd[3] = 0;
								esc = 0;
								break;
							case 'S':
							case 'T':
								esc = 0;
								break;
							case '0':
							case '1':
							case '2':
							case '3':
							case '4':
							case '5':
							case '6':
							case '7':
							case '8':
							case '9':
								bcd[idx--] = (addr[address] - '0');
								break;
							default:
								iscol = (addr[address] == ';');
								break;
						}
					} else {
						if (addr[address] == CURSES_BACKSPACE || addr[address] == '\b') {
							if (x > 0) {
								x--;
							}
						} else if (addr[address] == '\033') {
							esc = 1;
						} else {
							if (addr[address] == '\n') {
								x = 0;
								y+=1;
							} else {
								x+=1;
							}
						}
					}
				}
				#endif
				#endif
				if (regsize >= 2)
					addr[address+1] = value >> 8;
				if (regsize >= 4) {
					addr[address+2] = value >> 16;
					addr[address+3] = value >> 24;
				}
				if (regsize >= 8) {
					addr[address+4] = value >> 32;
					addr[address+5] = value >> 40;
					addr[address+6] = value >> 48;
					addr[address+7] = value >> 56;
				}
				break;
			case BCC: /* BCC Absolute. */
			case 0x94: /* BCC Zero Matrix. */
				if (!cpu->c[thread])
					cpu->pc[thread] = address;
				break;
			case LSR: /* LSR Immediate. */
			case LRB: /* Logical shift Right accumulator by B. */
			case 0x63: /* LSR Absolute. */
			case 0x65: /* LSR Zero Matrix. */
				if (opcode == LRB) {
					value = cpu->b[thread];
				}
				sum = (value < 64) ? cpu->a[thread] >> value : 0;
				cpu->z[thread] = (sum == 0);
				cpu->n[thread] = (sum >> 63);
				cpu->c[thread] = cpu->a[thread] & 1;
				cpu->a[thread] = sum;
				setflag(cpu->z[thread], Z);
				setflag(cpu->n[thread], N);
				setflag(cpu->c[thread], C);
				break;
			case ASR: /* ASR Immediate. */
			case ARB: /* Arithmetic shift Right accumulator by B. */
			case 0xE3: /* ASR Absolute. */
			case 0xE5: /* ASR Zero Matrix. */
				if (opcode == ARB)
					value = cpu->b[thread];
				sign = cpu->a[thread] & 0x8000000000000000;
				sum = (value < 64) ? (cpu->a[thread] >> value) | sign : 0;
				cpu->z[thread] = (sum == 0);
				cpu->n[thread] = (sum >> 63);
				cpu->c[thread] = cpu->a[thread] & 1;
				cpu->a[thread] = sum;
				setflag(cpu->z[thread], Z);
				setflag(cpu->n[thread], N);
				setflag(cpu->c[thread], C);
				break;
			case CLC: /* CLear Carry flag. */
				cpu->c[thread] = 0;
				setflag(cpu->c[thread], C);
				break;
			case LDB: /* LDB Immediate. */
			case LDA: /* LDA Immediate. */
			case LDY: /* LDY Immediate. */
			case LDX: /* LDX Immediate. */
			case 0x1E: /* LDB Absolute. */
			case 0x19: /* LDA Absolute. */
			case 0x1A: /* LDY Absolute. */
			case 0x1B: /* LDX Absolute. */
			case 0x3E: /* LDB Zero Matrix. */
			case 0x39: /* LDA Zero Matrix. */
			case 0x3A: /* LDY Zero Matrix. */
			case 0x3B: /* LDX Zero Matrix. */
			case 0x5E: /* LDB Zero Matrix, Indexed with X. */
			case 0x59: /* LDA Zero Matrix, Indexed with X. */
			case 0x5A: /* LDY Zero Matrix, Indexed with X. */
			case 0x5B: /* LDX Zero Matrix, Indexed with Y. */
			case 0x7E: /* LDB Zero Matrix, Indexed with Y. */
			case 0x79: /* LDA Zero Matrix, Indexed with Y. */
			case 0x7A: /* LDY Indirect. */
			case 0x7B: /* LDX Indirect. */
			case 0x9E: /* LDB Indirect. */
			case 0x99: /* LDA Indirect. */
			case 0x9A: /* LDY Indexed Indirect. */
			case 0x9B: /* LDX Indirect Indexed. */
			case 0xBE: /* LDB Indexed Indirect. */
			case 0xB9: /* LDA Indexed Indirect. */
			case 0xDE: /* LDB Indirect Indexed. */
			case 0xD9: /* LDA Indirect Indexed. */
				if (address == CTRL_ADDR) {
					kbd_rdy = 1;
					pthread_mutex_lock(&main_mutex);
					pthread_cond_signal(&main_cond);
					pthread_mutex_unlock(&main_mutex);
					#if !keypoll
					pthread_mutex_lock(&mutex);
					pthread_cond_wait(&cond, &mutex);
					pthread_mutex_unlock(&mutex);
					#endif
					kbd_rdy = 0;
				}
				value = addr[address];
				if (regsize >= 2)
					value += addr[address+1] << 8;
				if (regsize >= 4) {
					value += addr[address+2] << 16;
					value += addr[address+3] << 24;
				}
				if (regsize >= 8) {
					value += (uint64_t)addr[address+4] << 32;
					value += (uint64_t)addr[address+5] << 40;
					value += (uint64_t)addr[address+6] << 48;
					value += (uint64_t)addr[address+7] << 56;
				}
				if (opcode == LDB || opcode == 0x1E || opcode == 0x3E || opcode == 0x5E || opcode == 0x7E || opcode == 0x9E || opcode == 0xBE || opcode == 0xDE)
					cpu->b[thread] = value;
				if (opcode == LDA || opcode == 0x19 || opcode == 0x39 || opcode == 0x59 || opcode == 0x79 || opcode == 0x99 || opcode == 0xB9 || opcode == 0xD9)
					cpu->a[thread] = value;
				if (opcode == LDY || opcode == 0x1A || opcode == 0x3A || opcode == 0x5A || opcode == 0x7A || opcode == 0x9A)
					cpu->y[thread] = value;
				if (opcode == LDX || opcode == 0x1B || opcode == 0x3B || opcode == 0x5B || opcode == 0x7B || opcode == 0x9B)
					cpu->x[thread] = value;
				cpu->z[thread] = (value == 0);
				cpu->n[thread] = (value >> 63);
				setflag(cpu->z[thread], Z);
				setflag(cpu->n[thread], N);
				break;
			case BEQ: /* BEQ Absolute. */
			case 0xA4: /* BEQ Zero Matrix. */
				if (cpu->z[thread])
					cpu->pc[thread] = address;
				break;
			case ROL: /* ROL Immediate. */
			case RLB: /* Rotate Left accumulator by B. */
			case 0x73: /* ROL Absolute. */
			case 0x75: /* ROL Zero Matrix. */
				if (opcode == RLB) {
					value = cpu->b[thread];
				}
				sum = cpu->a[thread] << value;
				sum |= cpu->c[thread];
				cpu->z[thread] = (sum == 0);
				cpu->n[thread] = (sum >> 63);
				cpu->c[thread] = cpu->a[thread] >> (uint64_t)64-value;
				cpu->a[thread] = sum;
				setflag(cpu->z[thread], Z);
				setflag(cpu->n[thread], N);
				setflag(cpu->c[thread], C);
				break;
			case SSP: /* Set Stack Protection flag. */
				cpu->s[thread] = 1;
				setflag(cpu->s[thread], S);
				break;
			case BNE: /* BNE Absolute. */
			case 0xB4: /* BNE Zero Matrix. */
				if (!cpu->z[thread])
					cpu->pc[thread] = address;
				break;
			case ROR: /* ROR Immediate. */
			case RRB: /* Rotate Right accumulator by B. */
			case 0x83: /* ROR Absolute. */
			case 0x85: /* ROR Zero Matrix. */
				if (opcode == RRB) {
					value = cpu->b[thread];
				}
				sum = cpu->a[thread] >> value;
				sum |= (uint64_t)cpu->c[thread] << (uint64_t)64-value;
				cpu->z[thread] = (sum == 0);
				cpu->n[thread] = (sum >> 63);
				cpu->c[thread] = cpu->a[thread] & 1;
				cpu->a[thread] = sum;
				setflag(cpu->z[thread], Z);
				setflag(cpu->n[thread], N);
				setflag(cpu->c[thread], C);
				break;
			case CSP: /* Clear Stack Protection flag. */
				cpu->s[thread] = 0;
				setflag(cpu->s[thread], S);
				break;
			case BVS: /* BVS Absolute. */
			case 0xC4: /* BVS Zero Matrix. */
				if (cpu->v[thread])
					cpu->pc[thread] = address;
				break;
			case MUL: /* MUL Immediate. */
			case MAB: /* Multiply Accumulator by B. */
			case 0x93: /* MUL Absolute. */
			case 0x95: /* MUL Zero Matrix. */
				if (opcode == MAB) {
					value = cpu->b[thread];
				}
				sum = cpu->a[thread]*value+cpu->c[thread];
				cpu->a[thread] = sum;
				cpu->z[thread] = (sum == 0);
				cpu->n[thread] = (sum >> 63);
				cpu->v[thread] = !((cpu->a[thread]^value) & 0x8000000000000000) && ((cpu->a[thread]^sum) & 0x8000000000000000);
				cpu->c[thread] = (!((cpu->a[thread]^sum) && (cpu->a[thread]^value)) && (cpu->a[thread] >= ((uint64_t)1 << 32) && value >= ((uint64_t)1 << 32)));
				setflag(cpu->z[thread], Z);
				setflag(cpu->n[thread], N);
				setflag(cpu->v[thread], V);
				setflag(cpu->c[thread], C);
				break;
			case SEV: /* SEt oVerflow flag. */
				cpu->v[thread] = 1;
				setflag(cpu->v[thread], V);
				break;
			case BVC: /* BVC Absolute. */
			case 0xD4: /* BVC Zero Matrix. */
				if (!cpu->v[thread])
					cpu->pc[thread] = address;
				break;
			case DIV: /* DIV Immediate. */
			case DAB: /* Divide Accumulator by B. */
			case 0xA3: /* DIV Absolute. */
			case 0xA5: /* DIV Zero Matrix. */
				if (opcode != DAB) {
					cpu->b[thread] = cpu->a[thread] % value;
				} else {
					value = cpu->b[thread];
					cpu->x[thread] = cpu->a[thread] % value;
				}
				sum = cpu->a[thread]/value;
				cpu->a[thread] = sum;
				cpu->z[thread] = (sum == 0);
				cpu->n[thread] = (sum >> 63);
				setflag(cpu->z[thread], Z);
				setflag(cpu->n[thread], N);
				break;
			case CLV: /* CLear oVerflow flag. */
				cpu->v[thread] = 0;
				setflag(cpu->v[thread], V);
				break;
			case RTS: /* ReTurn from Subroutine. */
				if (addrsize)
					stksize = 32;
				else
					stksize = 8;
				for (uint8_t i = 0; i < stksize; i+=8) {
					cpu->sp[thread]++;
					if (i)
						cpu->pc[thread] += addr[(cpu->stk_st[thread] << 16)+cpu->sp[thread]] << i;
					else
						cpu->pc[thread] = addr[(cpu->stk_st[thread] << 16)+cpu->sp[thread]];
				}
				break;
			case CPB: /* CPB Immediate. */
			case CMP: /* CMP Immediate. */
			case CAB: /* Compare Accumulator, and B. */
			case CPY: /* CPY Immediate. */
			case CPX: /* CPX Immediate. */
			case 0xCA: /* CPY Absolute. */
			case 0xCB: /* CPX Absolute. */
			case 0xB3: /* CMP Absolute. */
			case 0x36: /* CPB Absolute. */
			case 0xDA: /* CPY Zero Matrix. */
			case 0xDB: /* CPX Zero Matrix. */
			case 0xB5: /* CMP Zero Matrix. */
			case 0x46: /* CPB Zero Matrix. */
			case 0xF1: /* CMP Indirect. */
			case 0xEA: /* CPY Indirect. */
			case 0xEB: /* CPX Indirect. */
			case 0x56: /* CPB Indirect. */
			case 0xF3: /* CMP Indexed Indirect. */
			case 0xFA: /* CPY Indexed Indirect. */
			case 0x66: /* CPB Indexed Indirect. */
			case 0xF5: /* CMP Indirect Indexed. */
			case 0xFB: /* CPX Indirect Indexed. */
			case 0x76: /* CPB Indirect Indexed. */
				if (opcode == CAB) {
					value = cpu->b[thread];
				}
				if (opcode == CPB || opcode == 0x36 || opcode == 0x46 || opcode == 0x56 || opcode == 0x66 || opcode == 0x76)
					reg = cpu->b[thread];
				if (opcode == CMP || opcode == CAB || opcode == 0xB3 || opcode == 0xB5 || opcode == 0xF1 || opcode == 0xF3 || opcode == 0xF5)
					reg = cpu->a[thread];
				if (opcode == CPY || opcode == 0xCA || opcode == 0xDA || opcode == 0xEA || opcode == 0xFA)
					reg = cpu->y[thread];
				if (opcode == CPX || opcode == 0xCB || opcode == 0xDB || opcode == 0xEB || opcode == 0xFB)
					reg = cpu->x[thread];
				sum = reg-value;
				cpu->n[thread] = (sum & 0x8000000000000000);
				cpu->v[thread] = ((reg^value) & 0x8000000000000000) && ((reg^sum) & 0x8000000000000000);
				cpu->z[thread] = (sum == 0);
				cpu->c[thread] = (reg >= value);
				setflag(cpu->n[thread], N);
				setflag(cpu->v[thread], V);
				setflag(cpu->z[thread], Z);
				setflag(cpu->c[thread], C);
				break;
			case ENT: /* ENd Thread. */
				cpu->crt &= ~value;
				for (uint8_t i = 0; i < 7; i++)
					if ((value >> i) & 1)
						cpu->pc[i+1] = cpu->pc[0]+(i+1);
				break;
			case RTI: /* ReTurn from Interrupt routine. */
				cpu->sp[thread]++;
				cpu->ps = addr[(cpu->stk_st[thread] << 16)+cpu->sp[thread]] << 8*thread;
				for (uint8_t i = 0; i < 64; i+=8) {
					cpu->sp[thread]++;
					if (i)
						cpu->pc[thread] += addr[(cpu->stk_st[thread] << 16)+cpu->sp[thread]] << i;
					else
						cpu->pc[thread] = addr[(cpu->stk_st[thread] << 16)+cpu->sp[thread]];
				}
				break;
			case INC: /* INC Accumulator. */
			case IAB:
			case INY:
			case INX:
				if (opcode == INC || opcode == IAB) {
					cpu->a[thread]+=1;
					if (opcode == IAB)
						cpu->b[thread]+=1;
					cpu->z[thread] = (cpu->a[thread] == 0);
					cpu->n[thread] = (cpu->a[thread] >> 63);
				}
				if (opcode == INY) {
					cpu->y[thread]+=1;
					cpu->z[thread] = (cpu->y[thread] == 0);
					cpu->n[thread] = (cpu->y[thread] >> 63);
				}
				if (opcode == INX) {
					cpu->x[thread]+=1;
					cpu->z[thread] = (cpu->x[thread] == 0);
					cpu->n[thread] = (cpu->x[thread] >> 63);
				}
				setflag(cpu->z[thread], Z);
				setflag(cpu->n[thread], N);
				break;
			case 0x04: /* JMP Indirect. */
			case 0x14: /* JMP Indexed Indirect. */
			case 0x24: /* JMP Indirect Indexed. */
			case 0xD0: /* JMP Zero Matrix. */
				cpu->pc[thread] = address;
				break;

			case DEC: /* DEC Accumulator. */
			case DBA:
			case DEY:
			case DEX:
				if (opcode == DEC || opcode == DBA) {
					cpu->a[thread]-=1;
					if (opcode == DBA)
						cpu->b[thread]-=1;
					cpu->z[thread] = (cpu->a[thread] == 0);
					cpu->n[thread] = (cpu->a[thread] >> 63);
				}
				if (opcode == DEY) {
					cpu->y[thread]-=1;
					cpu->z[thread] = (cpu->y[thread] == 0);
					cpu->n[thread] = (cpu->y[thread] >> 63);
				}
				if (opcode == DEX) {
					cpu->x[thread]-=1;
					cpu->z[thread] = (cpu->x[thread] == 0);
					cpu->n[thread] = (cpu->x[thread] >> 63);
				}
				setflag(cpu->z[thread], Z);
				setflag(cpu->n[thread], N);
				break;
			case JSL: /* Jump to Subroutine Long. */
				if (addrsize)
					stksize = 56;
				else
					stksize = 8;
				for (int8_t i = stksize; i >= 0; i-=8) {
					if (i)
						addr[(cpu->stk_st[thread] << 16)+cpu->sp[thread]] = (uint64_t)cpu->pc[thread] >> i;
					else
						addr[(cpu->stk_st[thread] << 16)+cpu->sp[thread]] = (uint64_t)cpu->pc[thread] & 0xFF;
					cpu->sp[thread]--;
				}
				cpu->pc[thread] = address;
				break;
			case 0xC3: /* INC Absolute. */
			case 0xC5: /* INC Zero Matrix. */
				addr[address]++;
				cpu->z[thread] = (addr[address] == 0);
				cpu->n[thread] = (addr[address] >> 7);
				setflag(cpu->z[thread], Z);
				setflag(cpu->n[thread], N);
				break;
			case NOP: /* No OPeration. */
				break;
			case RTL: /* ReTurn from subroutine Long. */
				if (addrsize)
					stksize = 64;
				else
					stksize = 16;
				for (uint8_t i = 0; i < stksize; i+=8) {
					cpu->sp[thread]++;
					if (i)
						cpu->pc[thread] += addr[(cpu->stk_st[thread] << 16)+cpu->sp[thread]] << i;
					else
						cpu->pc[thread] = addr[(cpu->stk_st[thread] << 16)+cpu->sp[thread]];
				}
				break;
			case 0xD3: /* DEC Absolute. */
			case 0xD5: /* DEC Zero Matrix. */
				addr[address]--;
				cpu->z[thread] = (addr[address] == 0);
				cpu->n[thread] = (addr[address] >> 7);
				setflag(cpu->z[thread], Z);
				setflag(cpu->n[thread], N);
				break;
			case BRK: /* BReaK. */
				for (int8_t i = stksize; i >= 0; i-=8) {
					if (i)
						addr[(cpu->stk_st[thread] << 16)+cpu->sp[thread]] = (uint64_t)cpu->pc[thread] >> i;
					else
						addr[(cpu->stk_st[thread] << 16)+cpu->sp[thread]] = (uint64_t)cpu->pc[thread] & 0xFF;
					cpu->sp[thread]--;
				}
				addr[(cpu->stk_st[thread] << 16)+cpu->sp[thread]] = (uint64_t)cpu->ps >> thread << 3;
				cpu->sp[thread]--;
				cpu->i[thread] = 1;
				setflag(cpu->i[thread], I);
				cpu->pc[thread] = (uint64_t)addr[0xFFE0]
						| (uint64_t)addr[0xFFE1] << 8
						| (uint64_t)addr[0xFFE2] << 16
						| (uint64_t)addr[0xFFE3] << 24
						| (uint64_t)addr[0xFFE4] << 32
						| (uint64_t)addr[0xFFE5] << 40
						| (uint64_t)addr[0xFFE6] << 48
						| (uint64_t)addr[0xFFE7] << 56;
				break;
			case WAI: /* WAit for Interrupt. */
				wai = 1;
				pthread_mutex_lock(&main_mutex);
				pthread_cond_signal(&main_cond);
				pthread_mutex_unlock(&main_mutex);
				pthread_mutex_lock(&mutex);
				pthread_cond_wait(&cond, &mutex);
				pthread_mutex_unlock(&mutex);
				break;
			default:
				break;
		}
		ins++;
		if (step) {
			pthread_mutex_lock(&main_mutex);
			pthread_cond_signal(&main_cond);
			pthread_mutex_unlock(&main_mutex);
			pthread_mutex_lock(&mutex);
			pthread_cond_wait(&cond, &mutex);
			pthread_mutex_unlock(&mutex);
		}
		if (!addr[CTRL_ADDR])
			kbd_ln = 0;
		else
			kbd_ln = 1;
		/*if (kbd_ln)
			usleep(16666);
			usleep(500000);*/
	#if debug && !bench
		#if keypoll
		pthread_mutex_lock(&mutex);
		#endif
		/*mvwprintw(scr, getmaxy(scr)-lines, 0, "Operand: $%llx"
				", $%04llx: $%02x, $%04llx: $%02x"
				", $1000: $%02x, $1001: $%02x    "
				, value
				, RX_ADDR, addr[RX_ADDR], TX_ADDR, addr[TX_ADDR]
				, addr[0x1000], addr[0x1001]);*/
		mvwprintw(scr, (6*thread)+1, 0, "Instructions executed: %llu, Clock cycles: %llu\r", ins, iclk);
		wrefresh(scr);
		#if keypoll
		pthread_mutex_unlock(&mutex);
		#endif
	#endif
	#if bench
		if (ins >= BENCH_INST) {
			end = 1;
			pthread_mutex_lock(&main_mutex);
			threads_done++;
			inst[thread] = ins;
			clk[thread] = iclk;
			pthread_cond_signal(&main_cond);
			pthread_mutex_unlock(&main_mutex);
			gettimeofday(&en[thread], 0);
		}
	#endif
	}
	free(s);
}

int main(int argc, char **argv) {
	struct suxthr thr[THREADS];
	char *tmp = malloc(2048);
	ibcount = 0;
	addr = malloc(0x04000000);
	inss = 0;
	int v = 0;

	if (argc != 2) {
		if (asmmon("stdin") == 2)
			return 0;
	} else {
		if (asmmon(argv[1]) == 2)
			return 0;
	}
	sprintf(tmp, "\033[2J\033[H");
	fwrite(tmp, sizeof(char), strlen(tmp), stdout);
	fflush(stdout);
#if !bench
	if(!scr)
		scr = initscr();
	nodelay(stdscr, 0);
	crmode();
	noecho();
	nl();
	curs_set(1);
	werase(scr);
	scrollok(scr, 1);
	wrefresh(scr);
	start_color();
	use_default_colors();
	init_pair(1, COLOR_WHITE, -1);
	attron(COLOR_PAIR(1) | A_BOLD);
	wmove(scr, 0, 0);
#endif
	for (int i = 0; i < THREADS; i++) {
		thr[i].sx.sp[i] = 0xFFFF;
		thr[i].sx.stk_st[i] = i+1;
		if (i) {
			thr[i].sx.a[i] = 0;
			thr[i].sx.b[i] = 0;
			thr[i].sx.x[i] = 0;
			thr[i].sx.y[i] = 0;
			thr[i].sx.pc[i] = (uint64_t)addr[0xFF50+(8*(i-1))]
					| (uint64_t)addr[0xFF51+(8*(i-1))] << 8
					| (uint64_t)addr[0xFF52+(8*(i-1))] << 16
					| (uint64_t)addr[0xFF53+(8*(i-1))] << 24
					| (uint64_t)addr[0xFF54+(8*(i-1))] << 32
					| (uint64_t)addr[0xFF55+(8*(i-1))] << 40
					| (uint64_t)addr[0xFF56+(8*(i-1))] << 48
					| (uint64_t)addr[0xFF57+(8*(i-1))] << 56;
		} else {
			thr[i].sx.a[i] = 0;
			thr[i].sx.b[i] = 0;
			thr[i].sx.x[i] = 0;
			thr[i].sx.y[i] = 0;
			thr[i].sx.pc[i] = (uint64_t)addr[0xFFC0]
					| (uint64_t)addr[0xFFC1] << 8
					| (uint64_t)addr[0xFFC2] << 16
					| (uint64_t)addr[0xFFC3] << 24
					| (uint64_t)addr[0xFFC4] << 32
					| (uint64_t)addr[0xFFC5] << 40
					| (uint64_t)addr[0xFFC6] << 48
					| (uint64_t)addr[0xFFC7] << 56;
		}
		thr[i].th = i;
	}
	pthread_t therads[THREADS];
	int result;
	for (int i = 0; i < THREADS; i++) {
		inst[i] = 0;
	}
	for (int i = 0; i < THREADS; i++) {
		result = pthread_create(&therads[i], NULL, run, &thr[i]);
		assert(!result);
	}
	int c = 0;
	uint8_t step_key = 0;
#if !bench
	werase(scr);
#endif
	while (threads_done < THREADS) {
		#if !bench
		int x, y, i = 0;
		if ((step_key && step && !kbd_rdy) || !step || kbd_rdy) {
			if ((c != EOF && c !=-1)) {
				pthread_mutex_lock(&main_mutex);
				curs_set(0);
				pthread_cond_wait(&main_cond, &main_mutex);
				pthread_mutex_unlock(&main_mutex);
				curs_set(1);
				c = 0;
				step_key = 0;
				addr[CTRL_ADDR] = 0;
				kbd_ln = 0;
			}
		}
		#if keypoll
		pthread_mutex_lock(&mutex);
		#endif
		getyx(scr, y, x);
		c = wgetch(scr);
		if (c == 19) {
			step = 1;
			if (kbd_rdy)
				c = wgetch(scr);
		}
		if (kbd_rdy) {
			switch (c) {
				case ERR:
					addr[CTRL_ADDR] = 0;
					wmove(scr, getmaxy(scr)-1, 0);
					wprintw(scr, "c: %i, x: %i, y: %i, i: %i.", c, x, y, i++);
					wmove(scr, y, x);
					wrefresh(scr);
					break;
				default:
					if (kbd_rdy && c < 0x100) {
						addr[RX_ADDR] = (uint8_t)c;
						addr[CTRL_ADDR] = 1;
					#if debug && !bench
						wmove(scr, getmaxy(scr)-1, 0);
						wprintw(scr, "c: %i, x: %i, y: %i, i: %i.", c, x, y, i++);
						wmove(scr, y, x);
						wrefresh(scr);
					#endif
					}
					if (c == '\n')
						kbd_ln = 1;
					#if !keypoll
					pthread_mutex_lock(&mutex);
					pthread_cond_signal(&cond);
					pthread_mutex_unlock(&mutex);
					#endif
					break;
			}
		} else {
			if ((c == 19 || c == 18) && step) {
				if (c == 18)
					step = 0;
				else if (c == 19)
					step_key = 1;
				#if !keypoll
				pthread_mutex_lock(&mutex);
				pthread_cond_signal(&cond);
				pthread_mutex_unlock(&mutex);
				#endif
			}
		}
		addr[STEP_ADDR] = step;
		#if keypoll
		pthread_mutex_unlock(&mutex);
		#endif
		#else
		pthread_mutex_lock(&main_mutex);
		pthread_cond_wait(&main_cond, &main_mutex);
		pthread_mutex_unlock(&main_mutex);
		#endif
	}
#if bench
	if (threads_done == THREADS) {
		double tm_sec, tm_usec, tm[THREADS], ttm;
		double clkspd;
		double mhz;
		double ips[THREADS];
		double ipst;
		for (int i = 0; i < THREADS; i++) {
			tm_sec = (en[i].tv_sec - str[i].tv_sec);
			tm_usec = (en[i].tv_usec-str[i].tv_usec);
			tm[i] = (tm_sec*1000000)+(tm_usec);
			ips[i] = inst[i]/tm[i];
			if (i) {
				inss += inst[i];
				ttm += tm[i];
				ipst += ips[i];
				tclk += clk[i];
			} else {
				inss = inst[i];
				ttm = tm[i];
				ipst = ips[i];
				tclk = clk[i];
			}
			clkspd = (tm[i]/1000000)*1000000/clk[i];
			mhz = 1000000.0/clkspd/1000000;
			sprintf(tmp, "Instructions executed for thread %i: %llu, Instructions per Second for thread %i in MIPS: %f, tm: %f\n", i, inst[i], i, ips[i], tm[i]/1000000);
			fwrite(tmp, sizeof(char), strlen(tmp), stdout);
		}
		clkspd = (ttm/1000000)*1000000/tclk;
		mhz = 1000000.0/clkspd/1000000;
		sprintf(tmp, "Total Instructions executed: %llu, Total Instructions per Second in MIPS: %f, Clock cycles: %llu, Clock Speed in MHz: %f, tm: %f\n", inss, ipst, tclk, mhz, ttm/1000000);
		fwrite(tmp, sizeof(char), strlen(tmp), stdout);
		fflush(stdout);
		free(tmp);
	}
#endif
	free(addr);
	return 0;
}